Data General Desktop Generation Model 10: Architecture and Implementation
Article Abstract:
The Data General Desktop Generation Model 10 uses a micro ECLIPSE processor coupled to an 8086 to meet the needs of small business, office, and technical markets. The micro ECLIPSE chip set consists of a CPU, one to three External Microcontroller Chips (CROMs) and a System Input-Output (SIO) chip. An 8086 attached processor (ATP) is coupled to the micro ECLIPSE to ease integration of software and improve performance. The noninterlaced color monitor uses a bit-mapped 640 x 240 screen controlled by the control emulator and command interpreter programs. A layered software architecture allows the micro ECLIPSE to run the terminal emulator, the host operating system (AOS or RDOS), and the ATP agent while the 8086 runs either CP-M-86 or MS-DOS and the application program. The system packaging consists of modules connected horizontally for easy troubleshooting and extendability. The Model 10 performs slower than the IBM PC XT for disk applications, but faster for computations and screen-intensive applications. System characteristics and architecture are given in diagrams and tables.
Publication Name: Proceedings of the IEEE
Subject: Electronics
ISSN: 0018-9219
Year: 1984
User Contributions:
Comment about this article or add new information about this topic:
Business Data Usage of OSI
Article Abstract:
The major users of the Open Systems Interconnection (OSI) will be business data communications users including the financial industry, commerce, and electronic message users. Application Layer Service and Application Management requirements govern user data elements, data-element structure, coding, syntax, and context dependencies. Data element encoding schemes, financial card related messsages and computer-based message systems are discussed. The Message Interchange Distributed Application Standard (MIDA) is in the Application Layer and is a store-and-forward service. The semantics of naming, document and message identification, time and date, message management, and security user data elements are presented. A table lists ISO and ANSI standards for data representation.
Publication Name: Proceedings of the IEEE
Subject: Electronics
ISSN: 0018-9219
Year: 1983
User Contributions:
Comment about this article or add new information about this topic:
Data-driven multicomputers in digital signal processing
Article Abstract:
Data-driven execution mode, or the scheduling of operations based on the availability of their operands, provides an elegant solution to the problem of scheduling operations over multiple processors in large multi-computer systems. Several architectures based on the data-driven mode are examined, including: systolic arrays; the wavefront array processor; ESL polycyctic architecture; the MIT Tagged-Token data-flow machines; the Hughes data-flow machine; the NEC Micro PD7281, and the USC TX16. The architectures are compared, and the problems involved in data-driven execution are analyzed. An evaluation is given of the multi-level approach to high-speed digital signal processing.
Publication Name: Proceedings of the IEEE
Subject: Electronics
ISSN: 0018-9219
Year: 1987
User Contributions:
Comment about this article or add new information about this topic:
- Abstracts: Mapping neural nets onto a massively parallel architecture: a defect-tolerance solution. The characterization and representation of massively parallel computing structures
- Abstracts: Satellite-borne lidar observations of the earth: requirements and anticipated capabilities
- Abstracts: The emerging paradigm shift in storage system architectures. The Special Section on Concepts of Energy Storage Systems
- Abstracts: A technical assessment of advanced television. Advanced communications technology satellite (ACTS) and potential system applications
- Abstracts: Automatic mesh generation using the symmetric axis transformation of polygonal domains. Properties of the Qn-Matrix in Bilinear Transformation