Abstracts

Electronics

Search abstracts:

Multilevel logic synthesis

Article Abstract:

This overview of multilevel logic synthesis introduces the notations and representation of Boolean logic, the transformational or 'synthesis' algorithms, and quality of results of, and alternative approaches to the powerful technique for automatically generating combinatorial circuit. The computer-aided design of circuitry from behavioral descriptions is becoming more important to address the developmental requirements of the rapidly expanding application-specific integrated circuit market. Multilevel logic synthesis is particularly useful for the implementation of both control and data-flow logic with the goals of minimizing layout area and critical path delay time, while maximizing testability. Network and node representation, logic decomposition and restructuring algorithms, logic optimization and minimization, logic synthesis and testing, and circuit mapping are discussed.

Algorithms, Computer aided design, Algorithm, Layout, Computer-Aided Design, Methods, Routing, Beginners

---

Digital logic circuits

Article Abstract:

The utilization of niobium (Nb) in Josephson junctions (particularly Nb-Al oxide-Nb) may facilitate the development of an ultrafast Josephson computer. Niobium significantly improves the process reliability (over the unstable lead previously used), and a variety of high-performance Josephson-based logic circuits have been fabricated. A Josephson gate, for example, produced only a 1.5-picosecond gate delay with a power dissipation of only 12 micro-Watts. The design of high-speed Josephson circuits is facilitated by such techniques as dual-rail logic, timed inverters and multiphased powering. The functioning, material and processing of such Josephson junctions and several high-speed circuits are described.

Integrated circuit fabrication, Product introduction, Printed circuit boards, Josephson junctions, Scientific Research, Semiconductor Preparation, New Technique, Josephson Junction, Circuit Printing

---

Static RAM Cell for Ternary Logic

Article Abstract:

A novel CMOS static RAM cell for ternary systems is based on the lambda diode, which is made up of a pair of complementary depletion MOS transistors. The SPICE 2G program has been used to simulate the operation of the cell. The circuit schematic of the cell and V-I characteristics are given. Also shown are results of the simulation.

RAM, RAM (Random access memory), Simulation, CMOS, Static Cell, Ternary Number System

Similar abstracts:

• Abstracts: Analog sources. Signal processors. Digital sources
• Abstracts: Layer assignment for printed circuit boards and integrated circuits. Software maintenance: the need for standardization
• Abstracts: Applications of surface acoustic and shallow bulk acoustic wave devices. A New Method of Synthesizing Acoustic Holograms
• Abstracts: Bispectrum estimation: a digital signal processing framework. Generation of Serial CPMFSK Signal
• Abstracts: Least-square identification with error bounds for real-time signal processing and control. Error Probability in Nakagami-Rice Channel

This website is not affiliated with document authors or copyright owners. This page is provided for informational purposes only. Unintentional errors are possible.