Abstracts - faqs.org

Abstracts

Electronics and electrical industries

Search abstracts:
Abstracts » Electronics and electrical industries

Metal/High-k transistors formed by damascene process

Article Abstract:

Toshiba researchers have developed a damascene gate that process is claimed to lead to easier production of metal/high-k gate transistors. The process requires a dummy gate mask to ion-implant the source and drain. The dummy gate is them removed without resulting in any damage to the underlying layer. The metal gate is patterned by damascene, through which the gate electrode is self-aligned with the gate groove.

Author: Singer, Peter (Judge)
Publisher: Reed Business Information, Inc. (US)
Publication Name: Semiconductor International
Subject: Electronics and electrical industries
ISSN: 0163-3767
Year: 2000
Toshiba Corp.

User Contributions:

Comment about this article or add new information about this topic:

CAPTCHA


Transistors go ballistic at Bell Labs

Article Abstract:

AT and T Bell Laboratories Inc researchers found that 'ballistic nontransistor' could increase the life of existing transistor technology. Recent studies were able to establish that transistor drive current could go 'ballistic' when the channel length was extremely small and the gate dielectric very smooth. The ballistic effect of electrons going through the channel is similar to a ball going through a pinball game, according to Bell Labs researcher Greg Timp.

Author: Singer, Peter (Judge)
Publisher: Reed Business Information, Inc. (US)
Publication Name: Semiconductor International
Subject: Electronics and electrical industries
ISSN: 0163-3767
Year: 2000
Product information, AT&T Bell Laboratories Inc.

User Contributions:

Comment about this article or add new information about this topic:

CAPTCHA


Dual-damascene challenges dielectric etch

Article Abstract:

The advent of copper and low-k dielectrics poses various difficulties in the etch process, giving way to another alternative, a new solution called dual-damascene processing. The process involves cutting a trench or canal into the dielectric and inlaying it with metal. Manufacturers are already looking into three damascene process approaches, namely, the via-first sequence, the trench-first process and the buried-via or self-aligned process.

Author: Singer, Peter (Judge)
Publisher: Reed Business Information, Inc. (US)
Publication Name: Semiconductor International
Subject: Electronics and electrical industries
ISSN: 0163-3767
Year: 1999
Semiconductor Devices

User Contributions:

Comment about this article or add new information about this topic:

CAPTCHA


Subjects list: United States
Similar abstracts:
  • Abstracts: Mask transfer system aids inspection, reduces damage. SVG chairman/CEO discusses industry health, trends. Akrion CEO revisits trek out of corporate oblivion
  • Abstracts: MEMS technology creates cheaper DNA chips. A look at overlay error. Five-level MEMS create true systems
This website is not affiliated with document authors or copyright owners. This page is provided for informational purposes only. Unintentional errors are possible.
Some parts © 2025 Advameg, Inc.