DSP56200: an algorithm-specific digital signal processor peripheral

Article Abstract:

Processor architecture and two applications of Motorola's DSP56200 algorithm-specific digital signal processing peripheral are discussed. The DSP56200 is a Finite Impulse Response filter and implements the finite sum of products and the least mean square coefficient update algorithms. Performing finite sums of products is the basic operation of digital signal processing. On-chip data and coefficient update algorithms can be used for system scratch-pad memory and provides serial and parallel interfaces to support cascading and communication with a host processor. Echo cancellation and polyphase sample rate conversion filter applications are discussed. Voice-echo canceler versus data-echo canceler needs are analyzed. Both polyphase interpolators and decimators are described.

Algorithms, Motorola Inc., MOT, Algorithm, Filters, Motorola DSP56200 (Integrated circuit)

---

Multiple digital signal processor environment for intelligent signal processing

Article Abstract:

Texas Instrument's TMS32020 signal processing chips are the basis for Odyssey, a multiprocessor board with a novel, expandable, multiple DSP architecture with a symbolic processing host. The host is the TI Explorer, a LISP workstation. Applications are: grammar driven connected speech recognition; neural network simulation; EEG analysis; and generation of speech from general English text with natural language processing. Key features include: 20 million multiply-accumulates per second; 512Kbytes of data space; and expandability to 16 boards on a NuBus host.

Texas Instruments Inc., Artificial intelligence, Multiprocessing, TI, Functional Capabilities, Expandability, Texas Instruments TMS32020 (Microprocessor)

---

Digital signal processor for test and measurement environment

Article Abstract:

The TriStar digital signal processor from Tektronix sets a new efficiency standard for the instrument designer. The TriStar is a single-chip implementation that facilitates wave form processing tasks prevalent in a test and measurement environment. It has parallel architecture and a powerful data movement structure. Three units operate concurrently: an instruction fetch unit; an arithmetic unit; and an address computation unit. It offers a cost-effective alternative to dedicated functional processors and bit-slice waveform processing devices.

Tektronix Inc., TEK, Tests, Waveforms, Testing, Measurement, Tektronix TriStar (Integrated circuit)

Similar abstracts:

• Abstracts: Implementation of digital filtering algorithms using pipelined vector processors. Technological Design Considerations for Monolithic MOS Switched-Capacitor Filtering Systems
• Abstracts: Computational models and resource allocation for supercomputers. Hypercube supercomputers
• Abstracts: Fast packet switch architectures for broadband integrated services digital networks. Issues in packet radio network design
• Abstracts: The TMS320 family of digital signal processors. The application of gallium arsenide integrated circuit technology to the design and fabrication of future generation digital signal processors: promises and problems
• Abstracts: Computer-aided design of VLSI FIR filters. The graph search machine (GSM): a VLSI architecture for connected speech recognition and other applications

This website is not affiliated with document authors or copyright owners. This page is provided for informational purposes only. Unintentional errors are possible.