Abstracts - faqs.org

Abstracts

Engineering and manufacturing industries

Search abstracts:
Abstracts » Engineering and manufacturing industries

Embedded DRAM technology: opportunities and challenges.((dynamic random access memory)(includes related article on DRAM and a graphics controller on one chip)

Article Abstract:

Embedded DRAM technology brings both opportunities and challenges to designers who must develop system-level designs to have DRAM and logic on one IC. They can put more memory bandwidth and excellent performance into a system-level design with such arrangements, but redesigning is needed instead of just mapping existing designs onto larger chips with lower yields at greater cost. Gate densities in the 0.18-micrometer generation are to be around 100,000/sq mm and just the number of gates makes it necessary to use a system-level approach. By 2003, the market for on-chip systems featuring embedded DRAM is likely to be about $6 bil and the ASIC market more than $40 bil. Built-in self-test (BIST) will be an important capability.

Author: Iyer, Subramanian S., Kalter, Howard L.
Publisher: Institute of Electrical and Electronics Engineers, Inc.
Publication Name: IEEE Spectrum
Subject: Engineering and manufacturing industries
ISSN: 0018-9235
Year: 1999
Semiconductors and related devices, Semiconductor and Related Device Manufacturing, IC Memory Chips, Integrated Circuits by Function, Semiconductor industry, Product development, Integrated circuits, Computer memory, Statistics, Application-specific integrated circuits, Application specific integrated circuits, Embedded systems, Dynamic random access memory, DRAM (Dynamic random access memory), Logic circuitry, Logic circuits

User Contributions:

Comment about this article or add new information about this topic:

CAPTCHA


Software for the 'testability police'

Article Abstract:

Design Compiler (DC) Expert Plus from Synopsys Inc. is being used by Adaptec for its group in charge of design-for-test (DFT) planning at the architecture level and for DFT implementation and review at various levels. The group also uses TestGen, now from Synopsys, which has acquired Sunrise, the originator. Test Gen is used for automatic test-pattern generation. For quiescent drain current, a parameter for fault detection, the group uses PowerFault-IDDQ, from Synopsys, of which Systems Science, the originator, is now a part. The tool set has been helpful and cut down on time needed for post-scan optimization and possible timing iterations.

Author: Jin, London
Publisher: Institute of Electrical and Electronics Engineers, Inc.
Publication Name: IEEE Spectrum
Subject: Engineering and manufacturing industries
ISSN: 0018-9235
Year: 1999
Prepackaged software, Contracts & orders received, Computer peripheral equipment, not elsewhere classified, Computer Auxiliary Equip, Computer and Peripheral Equipment Manufacturing, Use of materials & supplies, Evaluation, Computer software industry, Software industry, Software, Product/Service Evaluation, Product information, Equipment and supplies, Computer peripherals industry, Computer peripherals, Adaptec Inc., ADPT, Electrical engineering, Synopsys Inc., SNPS, Electrical engineering software, Design Compiler Expert Plus (CAE software)

User Contributions:

Comment about this article or add new information about this topic:

CAPTCHA



Subjects list: United States
Similar abstracts:
  • Abstracts: Calibrating simulation tools for nanometer designs. The attractions of technology. The environment
  • Abstracts: Electronic design automation tools made coherent. User-friendly design for testing. Mathcad gets its feet webbed
  • Abstracts: Communications networks simulated. Quality visualization for the hierarchical data format
  • Abstracts: The development of an object-oriented simulation system based on the thought process of the manufacturing system design
  • Abstracts: Company-wide integration of strategic maintenance: an empirical analysis. The forces that shape organisational performance measurement systems: an interdisciplinary review
This website is not affiliated with document authors or copyright owners. This page is provided for informational purposes only. Unintentional errors are possible.
Some parts © 2025 Advameg, Inc.