Abstracts - faqs.org

Abstracts

Electronics and electrical industries

Search abstracts:
Abstracts » Electronics and electrical industries

The challenges of 300 mm wafer cleaning

Article Abstract:

Scaling existing batch wet technologies can become more difficult late in the 300 mm era when more than 90% yields on 130 nm and 100 nm devices are to be required. Traditional Aqueus-based chemistries can attain the particle, metal, roughness and oxide etch uniformity needs for pre-gate cleans predicted in the SIA roadmap, but finds difficulty during scaling. Apart from merely scaling current batch wet technologies, the process is aggravated by integrating to the preceding and succeeding processes, at the same time, cutting the environmental impact, enhancing safety and cutting cost of ownership for each process. An alternative to batch wet cleaning would be to move to 180 nm devices and 300 mm wafers to meet key challenges not achievalbe by the current process.

Comment:

Scaling current batch wet technologies are more difficult in 300 mm era when over 90% yields on 130 nm & 100 nm are required

Author: Christenson, Kurt K., Butterbaugh, Jeffery W.
Publisher: Reed Business Information, Inc. (US)
Publication Name: Semiconductor International
Subject: Electronics and electrical industries
ISSN: 0163-3767
Year: 1998
Semiconductor Devices

User Contributions:

Comment about this article or add new information about this topic:

CAPTCHA


Dual-damascene aluminum process developed

Article Abstract:

IBM and the IBM/Siemens DRAM Development Alliance have developed a four-level interconnect process intended for 1 Gb DRAMs. The unique process uses aluminum wiring pattened in a dual-damascene approach, resulting in up to 10% savings in chip area compared with a conventional three-level approach. Dual-damascene aluminum offers superior electromigration and stress migration performance compared with aluminum reactive ion etching (RIE), eliminating the need to use copper for enhanced reliability.

Comment:

Develops a four-level interconnect process intended for 1 Gb DRAMs

Publisher: Reed Business Information, Inc. (US)
Publication Name: Semiconductor International
Subject: Electronics and electrical industries
ISSN: 0163-3767
Year: 1998
Random Access Memory Circuits, International Business Machines Corp., RAM (Random access memory)

User Contributions:

Comment about this article or add new information about this topic:

CAPTCHA



Subjects list: United States, Article
Similar abstracts:
  • Abstracts: Glass serves as wafer level packaging. Multidisciplinary approaches: target ES&H. Absolute pressure control boosts oxide uniformity
  • Abstracts: Help contractors work safely. Managing stress. Defuse workplace violence
  • Abstracts: T&D training goes on the road. Beating equipment failure with prevention and replacement strategies. Ugly 4.16-kV systems goes underground at 13.8 kV
  • Abstracts: Alpine accents offshore output of car audio sets. Matsushita fine-tunes projects for European car audio. Aiwa revs up car audio business, forecasts big sales increase in FY'99
  • Abstracts: Sharp zeroes in on big shares of projector market. As projector demand soars, makers face parts shortages. Parts makers of digital imaging sets deliver advanced products
This website is not affiliated with document authors or copyright owners. This page is provided for informational purposes only. Unintentional errors are possible.
Some parts © 2026 Advameg, Inc.