Abstracts - faqs.org

Abstracts

Electronics and electrical industries

Search abstracts:
Abstracts » Electronics and electrical industries

A marriage of convenience

Article Abstract:

Manufacturers of complex programmable logic devices (PLD) and field-programmable gate arrays (FPGA) are searching for ways to marry the two technologies into one package to make it easier for their OEM customers to design products. Lucent Technologies is offering pre-packaged functions in software cores and is poised to introduce a field programmable systems chip (FPSC), a hardwired hybrid, as part of its ORCA product line. The company considers both software and hardware macros necessary to avoid redesigning gate devices repeatedly. One of its customers, Cascade Commuications, welcomes the development of Lucent's hardwired hybrid devices because they ensure reusability and work faster. Other PLD makers, such as Altera, have not had much success with hardwired hybrids, however. Altera's Buster, which offered a fixed bus interface section with field programmability, was a bust.

Author: Ristelhueber, Robert
Publisher: Reed Business Information, Inc. (US)
Publication Name: Electronic Business Today
Subject: Electronics and electrical industries
ISSN: 1085-8288
Year: 1997
Technology development, Gate arrays, Programmable logic devices, PLDs (Programmable logic devices), Field programmable gate array, Programmable logic array, Programmable logic arrays

User Contributions:

Comment about this article or add new information about this topic:

CAPTCHA


chip, test thyself

Article Abstract:

Semiconductor vendors are producing single-chip systems, but questions concerning reliability and affordable testing remain. Test concerns have risen as integrated circuits (IC) continue to increase in complexity. The system-on-a-chip has compounded the problems because they frequently contain technologies from a variety of vendors. Several electronic design automation (EDA) vendors are promoting the built-in self-test (BIST) approach as a solution. The BIST approach embeds tester functions in a controller on the chip. A low-cost external tester examines random test patterns generated by the controller and evaluates the results. The technique can provide continual monitoring at the board or system level through the use of ASICs or FPGAs.

Author: Ristelhueber, Robert
Publisher: Reed Business Information, Inc. (US)
Publication Name: Electronic Business Today
Subject: Electronics and electrical industries
ISSN: 1085-8288
Year: 1997
Semiconductor devices, Integrated circuits, Semiconductor device, Electronic components, Testing, Technology overview

User Contributions:

Comment about this article or add new information about this topic:

CAPTCHA


Similar abstracts:
  • Abstracts: Installing confidence. Innocent men. Pause for thought
  • Abstracts: Executive suite: compensation's up, size is down, at utility boards. Global power: a surge in the current
  • Abstracts: Commerce Department pursues data storage advances. New optical drive makes technological breakthroughs
  • Abstracts: Teamwork buys Diamond more time to evaluate chips. NMB's brave move into consumer keyboards. AI 'doctor' cures PC ills
  • Abstracts: Over hill, over dell, but not overseas. New imaging technology helps soldiers survive on the battlefield. The state of the defense electronics industrial base
This website is not affiliated with document authors or copyright owners. This page is provided for informational purposes only. Unintentional errors are possible.
Some parts © 2025 Advameg, Inc.